

# EE 435

## Lecture 25

### Data Converter Architectures

# Data Converters

## Types:

A/D (Analog to Digital)

Converts Analog Input to a Digital Output

D/A (Digital to Analog)

Converts a Digital Input to an Analog Output

A/D is the world's most widely used mixed-signal component


D/A is often included in a FB path of an A/D

A/D and D/A fields will remain hot indefinitely

technology advances make data converter design more challenging  
embedded applications

designs often very application dependent

# D/A Converters



For this ideal DAC

$$x_{OUT} = X_{REF} \left( \frac{b_{n-1}}{2} + \frac{b_{n-2}}{4} + \frac{b_{n-3}}{8} + \dots + \frac{b_1}{2^{n-1}} + \frac{b_0}{2^n} \right)$$

$$x_{OUT} = X_{REF} \sum_{j=1}^n \frac{b_{n-j}}{2^j}$$



- Number of outputs gets very large for n large
- Spacing between outputs is  $X_{REF}/2^n$  and gets very small for n large

# Applications of DACs

- Waveform Generation
- Voltage Generation
- Analog Trim or Calibration
- Industrial Control Systems
- Feedback Element in ADCs
- .....

# Waveform Generation with DACs

## Sine Wave Generator



**Distortion of the desired waveforms occurs due to both time and amplitude quantization**

**Often a filter precedes or follows the buffer amplifier to smooth the output waveform**


# A/D Converters



$$\vec{X}_{OUT} = \langle d_{n-1}, d_{n-2}, \dots, d_0 \rangle$$

An Ideal ADC transfer characteristic (3-bits)

$$x_{LSB} = \frac{x_{REF}}{2^n}$$




The second vertical axis, labeled  $\tilde{x}_{OUT}$ , is the interpreted value of  $\vec{X}_{OUT}$

# A/D Converters


Quantization Errors

Another Ideal ADC

$$x_{T1} = x_{LSB} / 2$$



$$\epsilon_Q = \tilde{x}_{OUT} - x_{IN}$$




Magnitude of  $\epsilon_Q$  bounded by  $\frac{1}{2} x_{LSB}$

Is the performance of this ideal ADC really better than that of the previous ideal ADC?

# Data Converter Design Approach

Ultimately lowering (enhancing) performance threshold makes it difficult to further improve performance

Review from last lecture





# Data Converter Architectures



## Nyquist Rate

Flash

Charge Redistribution

Pipeline

Two-step and Multi-Step

Interpolating

Algorithmic/Cyclic

Successive Approximation (Register) SAR

Single Slope / Dual Slope

Subranging

Folded

Interleaved

Current Steering

R-string

Charge Redistribution

Algorithmic

R-2R (ladder)

Pipelined

Subranging

## Over-Sampled (Delta-Sigma)

Discrete-time

First-order/Higher Order

Continuous-time

Discrete-time

First-order/Higher Order


Continuous-time

. . . . . Review from last lecture . . . . .

# Data Converter Architectures



## Flash




. . . . . Review from last lecture . . . . .


# Data Converter Architectures




## Successive Approximation Register (SAR)



# Data Converter Architectures



## Charge Redistribution



Redistribute charge with switches to drive  $V_X$  to 0


$$Q_{SAM} = V_{IN} \left( \sum_{i=0}^{n-1} C_i + [C'_0] \right) = V_{IN} \left( \sum_{i=0}^{n-1} \frac{C}{2^{n-i}} + \left[ \frac{C}{2^n} \right] \right) = V_{IN} C$$

$$Q_{REDIS} = V_{REF} \sum_{i=0}^{n-1} d_i \frac{C}{2^{n-i}}$$

$$Q_{SAM} = Q_{REDIS}$$

$$V_{REF} \sum_{i=0}^{n-1} d_i \frac{C}{2^{n-i}} = V_{IN} C$$


$$V_{IN} = V_{REF} \sum_{i=0}^{n-1} \frac{d_i}{2^{n-i}}$$



# Data Converter Architectures



## Single Slope



Comparator Changes States when 
$$V_{IN} = I_0 \int_0^{t_{TR}} V_{REF} dt = I_0 t_{TR} V_{REF}$$


Counter stops when 
$$V_{IN} = t_{TR} V_{REF} I_0 \cong n_{COUNT} T_{CLK} V_{REF} I_0 \Rightarrow n_{COUNT} \cong \frac{V_{IN}}{V_{REF}} \cdot \left( \frac{f_{CLK}}{I_0} \right)$$

If calibrate so that 
$$2^n \cong \left( \frac{f_{CLK}}{I_0} \right) \quad n_{COUNT} \cong \frac{V_{IN}}{V_{REF}} \cdot 2^n \iff V_{IN} \cong \frac{n_{COUNT}}{2^n} \cdot V_{REF}$$

# Data Converter Architectures



## R-String




$X_{IN}$  is decoded to close one switch

# Data Converter Architectures




## Current Steering



# Data Converter Architectures



## R-2R (4-bits)



By superposition:


$$V_{OUT} = V_{REF} d_3 \cdot \frac{1}{2} + V_{REF} d_2 \cdot \frac{1}{4} + V_{REF} d_1 \cdot \frac{1}{8} + V_{REF} d_0 \cdot \frac{1}{16} = V_{REF} \sum_{k=0}^3 \frac{d_k}{2^{4-k}} = V_{REF} \sum_{k=1}^4 \frac{d_{4-k}}{2^k}$$



# Data Converter Architectures



## Charge Redistribution




$$Q_{SET} = V_{REF} \sum_{i=0}^{n-1} d_i \frac{C}{2^{n-i}}$$

$$Q_{RDIS} = V_{OUT} \left( \sum_{i=0}^{n-1} C_i + [C'_0] \right) = V_{OUT} \left( \sum_{i=0}^{n-1} \frac{C}{2^{n-i}} + \left[ \frac{C}{2^n} \right] \right) = V_{OUT} C$$

$$Q_{SET} = Q_{RDIS}$$

$$V_{REF} \sum_{i=0}^{n-1} d_i \frac{C}{2^{n-i}} = V_{OUT} C$$

$$V_{OUT} = V_{REF} \sum_{i=0}^{n-1} \frac{d_i}{2^{n-i}}$$



# Data Converter Architectures

- Many more data converter architectures have been proposed
- Many are some variant of those listed above
- Recall: All typically are perfect if components are ideal
- The major nonideal effects are usually due to one of four issues:
  - Matching performance is not acceptable
  - Speed is limited by parasitics
  - Nonlinearities degrade performance
  - Noise is excessive
- Most data converter design involves sequentially identifying dominant nonideal effect and developing ways to lower it
- Important to observe methods for mitigating nonideal effects as they are often used repeatedly

# Performance Characterization of Data Converters



- A very large number of parameters ( $2^n$ ) characterize the static performance of an ADC!
- And even more parameters needed to characterize the dynamic performance of an ADC
- A large (but much smaller) number of parameters are invariably used to characterize a data converter
- Performance parameters of interest depend strongly on the application
- Very small number of parameters of interest in many/most applications
- “Catalog” data converters are generally intended to satisfy a wide range of applications and thus have much more stringent requirements placed on their performance
- Custom application-specific data converter will generally perform much better than a “catalog” part in the same application

# A/D Converters

## What types are really used?

Consider catalog parts from one vendor – Analog Devices (Jan 2017)

Flash	2
SAR	233
Pipelined	242
Sigma-Delta	81
Total	559

# What do ADCs cost?

## A/D Converters

Maximize Filters		Sort by Newest		Choose Parameters		Reset Table		Download to Excel		Help	
Part #	Hardware	ADC Resolution (bits)	ADC Output Sample Rate	ADC Channels	Device Architecture	US Price 1000 to 4999 (\$ US)	INL in LSB (typ) (LSBs)	Vin Range (typ) (V p-p)	ADC SNR in dBFS (typ) (dBFS)	Power Dissipation (typ) (W)	
	0 Values...	16 Values...	16.6 - 2.5G	13 Value...	7 Values S...	0.95 - 916.5	0.1 - 33.55	0.078 - 40	47 - 107.8	21u - 4.2	
<a href="#">AD7492-5</a>		12	1.25M	-	SAR	**	-	-	-	16.5m	
<a href="#">AD7170</a>		12	125	1	Sigma-Delta	\$0.95	-	-	-	150μ	
<a href="#">AD7478</a>	-	8	1M	1	SAR	\$0.96	-	5.25	-	17.5m	
<a href="#">AD7478A</a>	-	8	1.2M	1	SAR	\$1.12	-	5.25	-	17.5m	
<a href="#">AD7171</a>		16	125	1	Sigma-Delta	\$1.15	-	-	-	150μ	
<a href="#">AD7999</a>	-	8	140k	4	SAR	\$1.35	-	5.5	-	4.7m	
<a href="#">AD7468</a>		8	320k	1	SAR	\$1.35	-	3.6	-	570μ	
<a href="#">AD7091</a>		12	1M	1	SAR	\$1.60	-	5.25	-	2.4m	
<a href="#">AD7904</a>		8	1M	4	SAR	\$1.68	-	5.1	-	13.5m	
<a href="#">AD7910</a>		10	250k	1	SAR	\$1.77	-	5.25	-	15m	
<a href="#">AD7995</a>		10	140k	4	SAR	\$1.80	-	5.5	-	4.4m	
<a href="#">AD7276</a>		12	3M	1	SAR	\$1.85	-	3.6	-	19.8m	
<a href="#">AD7908</a>	-	8	1M	8	SAR	\$1.87	-	5.05	-	13.5m	

# What do ADCs cost?


## A/D Converters

Maximize Filters		Sort by Newest		Choose Parameters		Reset Table		Download to Excel		Help	
Part #	Hardware	ADC Resolution (bits)	ADC Output Sample Rate	ADC Channels	Device Architecture	US Price 1000 to 4999 (\$ US)	INL in LSB (typ) (LSBs)	Vin Range (typ) (V p-p)	ADC SNR in dBFS (typ) (dBFS)	Power Dissipation (typ) (W)	
	0 Values...	16 Values...	16.6 - 2.5G	13 Value...	7 Values S...	0.95 - 916.5	0.1 - 33.55	0.078 - 40	47 - 107.8	21u - 4.2	
<input type="checkbox"/>	<a href="#">AD10465</a>		14	65M	2	Pipelined	\$916.53	-	4	-	3.5
<input type="checkbox"/>	<a href="#">ad9625-2600</a>		12	-	1	Pipelined	\$837.42	1	1.1	58.1	4
<input type="checkbox"/>	<a href="#">ad9625-2500</a>		12	2.5G	1	Pipelined	\$735.00	1	1.1	58.3	3.9
<input type="checkbox"/>	<a href="#">AD9691</a>	-	14	1250M	2	Pipelined	\$692.75	2.6	1.58	63.4	3.8
<input type="checkbox"/>	<a href="#">AD9680-1250</a>		14	1.25G	2	Pipelined	\$692.75	3	1.58	63.6	3.7
<input type="checkbox"/>	<a href="#">ad9625-2000</a>		12	2G	1	Pipelined	\$624.75	0.9	1.1	59.5	3.48
<input type="checkbox"/>	<a href="#">AD9680-1000</a>		14	1G	2	Pipelined	\$584.38	2.5	1.7	67.2	3.3
<input type="checkbox"/>	<a href="#">AD9694</a>		14	500M	4	Pipelined	\$488.75	1	-	67.1	1.66



## Resolution?

3 bits to 24 bits (one at 32 bits)

# Real Simple Concepts



$$x_{OUT} = X_{REF} \sum_{j=1}^n \frac{b_{n-j}}{2^j}$$



$$x_{REF} \sum_{j=1}^n \frac{d_{n-j}}{2^j} = x_{IN} + \epsilon$$

- Characterizing performance is a tedious task
- Users must be aware of the “quirks” inherent in data converters
- Designers must understand performance requirements



Product Folder



Order Now



Technical Documents



Tools & Software



Support & Community



Reference Design



ADS9120

SBAS710A – SEPTEMBER 2016 – REVISED JUNE 2017

## ADS9120 16-Bit, 2.5-MSPS, 15.5-mW, SAR ADC With Enhanced Performance Features

QTY	UNIT PRICE
1	\$20.48000
10	\$18.82100
25	\$18.04120
100	\$15.11560


### 1 Features

- Sample Rate: 2.5 MSPS
- No Latency Output
- Excellent DC and AC Performance:
  - INL:  $\pm 0.25$  LSB
  - DNL:  $\pm 0.6$  LSB
  - SNR: 96 dB, THD:  $-118$  dB
- Wide Input Range:
  - Unipolar Differential Input Range:  $\pm V_{REF}$
  - $V_{REF}$  Input Range: 2.5 V to 5 V, Independent of AVDD
- Low-Power Dissipation:
  - 9 mW at 2.5 MSPS (AVDD Only)
  - 15.5 mW at 2.5 MSPS (Total)
  - Flexible Low-Power Modes Enable Power Scaling with Throughput
- Enhanced-SPI (multiSPI™) Digital Interface
- JESD8-7A-Compliant Digital I/O at 1.8-V DVDD
- Fully-Specified Over Extended Temperature Range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Small Footprint: 4-mm  $\times$  4-mm VQFN




## Ease of System Design with ADS9120

ADS9120 Block Diagram



Lowest Clock Speeds at 2.5-MSPS using 3-Wire Enhanced-SPI



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog supply voltage		1.8		V
DVDD	Digital supply voltage		1.8		V
REFP	Positive reference		5		V

## I 6.5 Electrical Characteristics

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V<sub>REF</sub> = 5 V, and f<sub>DATA</sub> = 2.5 MSPS, unless otherwise noted.

All minimum and maximum specifications are for T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.

All typical values are at T<sub>A</sub> = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUT</b>						
FSR	Full-scale input range (A <sub>INP</sub> - A <sub>INM</sub> ) <sup>(1)</sup>		-V <sub>REF</sub>		V <sub>REF</sub>	V
V <sub>IN</sub>	Absolute input voltage (A <sub>INP</sub> and A <sub>INM</sub> to REFGND)		-0.1		V <sub>REF</sub> + 0.1	V
V <sub>CM</sub>	Common-mode voltage range (A <sub>INP</sub> + A <sub>INM</sub> ) / 2		(V <sub>REF</sub> / 2) - 0.1	V <sub>REF</sub> / 2	(V <sub>REF</sub> / 2) + 0.1	V
C <sub>IN</sub>	Input capacitance	In sample mode		60		pF
		In hold mode		4		
I <sub>IL</sub>	Input leakage current			±1		μA
<b>VOLTAGE REFERENCE INPUT</b>						
V <sub>REF</sub>	Reference input voltage range		2.5		5	V
I <sub>REF</sub>	Reference input current	Average current, V <sub>REF</sub> = 5 V, 2-kHz, full-scale input, throughput = 2.5 MSPS		1.3		mA
<b>DC ACCURACY</b>						
	Resolution			16		Bits
NMC	No missing codes		16			Bits
INL	Integral nonlinearity	T <sub>A</sub> = -40°C to +85°C	-0.6	±0.25 <sup>(2)</sup>	0.6	LSB <sup>(3)</sup>
		T <sub>A</sub> = -40°C to +125°C	-0.7	±0.25 <sup>(2)</sup>	0.7	
DNL	Differential nonlinearity	T <sub>A</sub> = -40°C to +85°C	-0.6	±0.25 <sup>(2)</sup>	0.6	LSB
		T <sub>A</sub> = -40°C to +125°C	-0.7	±0.25	0.7	
E <sub>(IO)</sub>	Input offset error		-1	±0.025 <sup>(2)</sup>	1	mV
dV <sub>OS</sub> /dT	Input offset thermal drift			1		μV/°C
G <sub>E</sub>	Gain error		-0.02	±0.01 <sup>(2)</sup>	0.02	%FS
G <sub>E</sub> /dT	Gain error thermal drift			0.25		ppm/°C
	Transition noise			0.35		LSB
CMRR	Common-mode rejection ratio	At dc to 20 kHz		80		dB

## Electrical Characteristics (continued)

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V<sub>REF</sub> = 5 V, and f<sub>DATA</sub> = 2.5 MSPS, unless otherwise noted.  
 All minimum and maximum specifications are for T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.  
 All typical values are at T<sub>A</sub> = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AC ACCURACY<sup>(4)</sup></b>						
SINAD	Signal-to-noise + distortion	f <sub>IN</sub> = 2 kHz	94.4	96		dB
		f <sub>IN</sub> = 100 kHz		95		
		f <sub>IN</sub> = 500 kHz		83.9		
SNR	Signal-to-noise ratio	f <sub>IN</sub> = 2 kHz	94.5	96		dB
		f <sub>IN</sub> = 100 kHz		95.9		
		f <sub>IN</sub> = 500 kHz		84		
THD	Total harmonic distortion <sup>(5)</sup>	f <sub>IN</sub> = 2 kHz		-118		dB
		f <sub>IN</sub> = 100 kHz		-102		
		f <sub>IN</sub> = 500 kHz		-101		
SFDR	Spurious-free dynamic range	f <sub>IN</sub> = 2 kHz		120		dB
		f <sub>IN</sub> = 100 kHz		108		
		f <sub>IN</sub> = 500 kHz		106		
<b>DIGITAL INPUTS<sup>(6)</sup></b>						
V <sub>IH</sub>	High-level input voltage		0.65 DVDD		DVDD + 0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3		0.35 DVDD	V
<b>DIGITAL OUTPUTS<sup>(6)</sup></b>						
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 2-mA source	DVDD - 0.45			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OH</sub> = 2-mA sink			0.45	V
<b>POWER SUPPLY</b>						
AVDD	Analog supply voltage		1.65	1.8	1.95	V
DVDD	Digital supply voltage		1.65	1.8	1.95	V
IDD	AVDD supply current (AVDD = 1.8 V)	Active, 2.5-MSPS throughput, T <sub>A</sub> = -40°C to +85°C		5	6.5	mA
		Active, 2.5-MSPS throughput, T <sub>A</sub> = -40°C to +125°C		5	6.75	
		Static, ACQ state		3.7		mA
		Low-power, NAP mode		500		μA
		Power-down, PD state		1		
P <sub>D</sub>	AVDD power dissipation (AVDD = 1.8 V)	Active, 2.5-MSPS throughput, T <sub>A</sub> = -40°C to +85°C		9	11.7	mW
		Active, 2.5-MSPS throughput, T <sub>A</sub> = -40°C to +125°C		9	12.15	
		Static, ACQ state		6.6		mW
		Low-power, NAP mode		900		μW
		Power-down, PD state		1.8		
<b>TEMPERATURE RANGE</b>						
T <sub>A</sub>	Operating free-air temperature		-40		125	°C

## 6.6 Timing Requirements: Conversion Cycle

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V<sub>REF</sub> = 5 V, and f<sub>DATA</sub> = 2.5 MSPS, unless otherwise noted. All minimum and maximum specifications are for T<sub>A</sub> = -40°C to +85°C. All typical values are at T<sub>A</sub> = 25°C. See Figure 1.

		MIN	TYP	MAX	UNIT
<b>TIMING REQUIREMENTS</b>					
f <sub>cycle</sub>	Sampling frequency			2.5	MHz
t <sub>cycle</sub>	ADC cycle time period	400			ns
t <sub>wh_CONVST</sub>	Pulse duration: CONVST high	30			ns
t <sub>wl_CONVST</sub>	Pulse duration: CONVST low	30			ns
t <sub>acq</sub>	Acquisition time	100			ns
t <sub>qt_acq</sub>	Quiet acquisition time <sup>(1)</sup>	25			ns
t <sub>d_convap</sub>	Quiet aperture time <sup>(1)</sup>	10			ns
<b>TIMING SPECIFICATIONS</b>					
t <sub>conv</sub>	Conversion time	270		290	ns

(1) See Figure 47.

## 6.7 Timing Requirements: Asynchronous Reset, NAP, and PD

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V<sub>REF</sub> = 5 V, and f<sub>DATA</sub> = 2.5 MSPS, unless otherwise noted. All minimum and maximum specifications are for T<sub>A</sub> = -40°C to +85°C. All typical values are at T<sub>A</sub> = 25°C. See Figure 2 and Figure 3.

		MIN	TYP	MAX	UNIT
<b>TIMING REQUIREMENTS</b>					
t <sub>wl_RST</sub>	Pulse duration: $\overline{\text{RST}}$ low	100			ns
<b>TIMING SPECIFICATIONS</b>					
t <sub>d_rst</sub>	Delay time: $\overline{\text{RST}}$ rising to RVS rising			1250	μs
t <sub>nap_wkup</sub>	Wake-up time: NAP mode			300	ns
t <sub>pwrup</sub>	Power-up time: PD mode			250	μs

## 6.8 Timing Requirements: SPI-Compatible Serial Interface

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V<sub>REF</sub> = 5 V, and f<sub>DATA</sub> = 2.5 MSPS, unless otherwise noted. All minimum and maximum specifications are for T<sub>A</sub> = -40°C to +85°C. All typical values are at T<sub>A</sub> = 25°C. See Figure 4.

		MIN	TYP	MAX	UNIT
<b>TIMING REQUIREMENTS</b>					
f <sub>CLK</sub>	Serial clock frequency			75	MHz
t <sub>CLK</sub>	Serial clock time period	13.33			ns
t <sub>ph_CK</sub>	SCLK high time	0.45		0.55	t <sub>CLK</sub>
t <sub>pl_CK</sub>	SCLK low time	0.45		0.55	t <sub>CLK</sub>
t <sub>su_CSCK</sub>	Setup time: $\overline{\text{CS}}$ falling to the first SCLK capture edge	5			ns
t <sub>su_CKDI</sub>	Setup time: SDI data valid to the SCLK capture edge	1.2			ns
t <sub>ht_CKDI</sub>	Hold time: SCLK capture edge to (previous) data valid on SDI	0.65			ns
t <sub>ht_CKCS</sub>	Delay time: last SCLK falling to $\overline{\text{CS}}$ rising	5			ns
<b>TIMING SPECIFICATIONS</b>					
t <sub>den_CSDO</sub>	Delay time: $\overline{\text{CS}}$ falling to data enable			4.5	ns
t <sub>dz_CSDO</sub>	Delay time: $\overline{\text{CS}}$ rising to SDO going to 3-state			10	ns
t <sub>d_CKDO</sub>	Delay time: SCLK launch edge to (next) data valid on SDO			6.5	ns
t <sub>d_CSRDY_f</sub>	Delay time: $\overline{\text{CS}}$ falling to RVS falling			5	ns
t <sub>d_CSRDY_r</sub>	Delay time:	After NOP operation		10	ns
	$\overline{\text{CS}}$ rising to RVS rising	After WR or RD operation		70	



# 4-Channel, 200 kSPS 12-Bit ADC with Sequencer in 16-Lead TSSOP

Data Sheet

\$2.58 in 1000's

**AD7923**

## FEATURES

Fast throughput rate: 200 kSPS

Specified for  $AV_{DD}$  of 2.7 V to 5.25 V

Low power

3.6 mW max at 200 kSPS with 3 V supply

7.5 mW max at 200 kSPS with 5 V supply

4 (single-ended) inputs with sequencer

Wide input bandwidth

70 dB Min SNR at 50 kHz input frequency

Flexible power/serial clock speed management

No pipeline delays

High speed serial interface SPI<sup>®</sup>-/QSPI<sup>™</sup>-/

MICROWIRE<sup>™</sup>-/DSP-compatible


Shutdown mode: 0.5  $\mu$ A max

16-lead TSSOP package

Qualified for automotive applications

## GENERAL DESCRIPTION

The AD7923 is a 12-bit, high speed, low power, 4-channel, suc-



# SPECIFICATIONS

$AV_{DD} = V_{DRIVE} = 2.7\text{ V}$  to  $5.25\text{ V}$ ,  $REF_{IN} = 2.5\text{ V}$ ,  $f_{SCLK} = 20\text{ MHz}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 1.**

Parameter	B Version <sup>1</sup>	Unit	Test Conditions/Comments
<b>DYNAMIC PERFORMANCE</b>			
Signal-to-(Noise + Distortion) (SINAD) <sup>2</sup>	70	dB min	$f_{IN} = 50\text{ kHz}$ sine wave, $f_{SCLK} = 20\text{ MHz}$ @ $5\text{ V}$ , $-40^\circ\text{C}$ to $+85^\circ\text{C}$
	69	dB min	@ $5\text{ V}$ , $85^\circ\text{C}$ to $125^\circ\text{C}$ , typ $70\text{ dB}$
	69	dB min	@ $3\text{ V}$ typ $70\text{ dB}$ , $-40^\circ\text{C}$ to $+125^\circ\text{C}$
Signal-to-Noise (SNR) <sup>2</sup>	70	dB min	
Total Harmonic Distortion (THD) <sup>2</sup>	-77	dB max	@ $5\text{ V}$ typ, $-84\text{ dB}$
	-73	dB max	@ $3\text{ V}$ typ, $-77\text{ dB}$
Peak Harmonic or Spurious Noise (SFDR) <sup>2</sup>	-78	dB max	@ $5\text{ V}$ typ, $-86\text{ dB}$
	-76	dB max	@ $3\text{ V}$ typ, $-80\text{ dB}$
Intermodulation Distortion (IMD) <sup>2</sup>			$f_A = 40.1\text{ kHz}$ , $f_B = 41.5\text{ kHz}$
Second Order Terms	-90	dB typ	
Third Order Terms	-90	dB typ	
Aperture Delay	10	ns typ	
Aperture Jitter	50	ps typ	
Channel-to-Channel Isolation	-85	dB typ	$f_{IN} = 400\text{ kHz}$
Full Power Bandwidth	8.2	MHz typ	@ $3\text{ dB}$
	1.6	MHz typ	@ $0.1\text{ dB}$
<b>DC ACCURACY<sup>2</sup></b>			
Resolution	12	Bits	
Integral Nonlinearity	$\pm 1$	LSB max	
Differential Nonlinearity	$-0.9/+1.5$	LSB max	Guaranteed no missed codes to 12 bits
0 V to $REF_{IN}$ Input Range			Straight binary output coding
Offset Error	$\pm 8$	LSB max	Typ $\pm 0.5\text{ LSB}$
Offset Error Match	$\pm 0.5$	LSB max	
Gain Error	$\pm 1.5$	LSB max	
Gain Error Match	$\pm 0.5$	LSB max	
0 V to $2 \times REF_{IN}$ Input Range			$-REF_{IN}$ to $+REF_{IN}$ biased about $REF_{IN}$ with twos complement output coding
Positive Gain Error	$\pm 1.5$	LSB max	
Positive Gain Error Match	$\pm 0.5$	LSB max	
Zero-Code Error	$\pm 8$	LSB max	Typ $\pm 0.8\text{ LSB}$
Zero-Code Error Match	$\pm 0.5$	LSB max	
Negative Gain Error	$\pm 1$	LSB max	
Negative Gain Error Match	$\pm 0.5$	LSB max	
<b>ANALOG INPUT</b>			
Input Voltage Range	0 to $REF_{IN}$ 0 to $2 \times REF_{IN}$	V V	Range bit set to 1 Range bit set to 0, $AV_{DD} = 4.75\text{ V}$ to $5.25\text{ V}$
DC Leakage Current	$\pm 1$	$\mu\text{A}$ max	
Input Capacitance	20	pF typ	
<b>REFERENCE INPUT</b>			
$REF_{IN}$ Input Voltage	2.5	V	$\pm 1\%$ specified performance
DC Leakage Current	$\pm 1$	$\mu\text{A}$ max	
$REF_{IN}$ Input Impedance	36	k $\Omega$ typ	$f_{SAMPLE} = 200\text{ KSPS}$
<b>LOGIC INPUTS</b>			
Input High Voltage, $V_{IH}$	$0.7 \times V_{DRIVE}$	V min	
Input Low Voltage, $V_{IL}$	$0.3 \times V_{DRIVE}$	V max	
Input Current, $I_{IN}$	$\pm 1$	$\mu\text{A}$ max	Typ $10\text{ nA}$ , $V_{IN} = 0\text{ V}$ or $V_{DRIVE}$
Input Capacitance, $C_{IN}$ <sup>3</sup>	10	nF max	

## FEATURES

75.5 dBFS SNR to 210 MHz at 250 MSPS

90 dBFS SFDR to 300 MHz at 250 MSPS

SFDR at 170 MHz at 250 MSPS

92 dBFS at  $-1$  dBFS

100 dBFS at  $-2$  dBFS

60 fs rms jitter

Excellent linearity at 250 MSPS

DNL =  $\pm 0.5$  LSB typical

INL =  $\pm 3.5$  LSB typical

2 V p-p to 2.5 V p-p (default) differential full-scale input (programmable)

Integrated input buffer

External reference support option

Clock duty cycle stabilizer

Output clock available

Serial port control

Built-in selectable digital test pattern generation

Selectable output data format

LVDS outputs (ANSI-644 compatible)

1.8 V and 3.3 V supply operation

## APPLICATIONS

Multicarrier, multimode cellular receivers

Antenna array positioning

Power amplifier linearization

Broadband wireless

Radar

Infrared imaging

Communications instrumentation




Figure 1.

A data clock output (DCO) for capturing data on the output is provided for signaling a new output bit.

The internal power-down feature supported via the SPI typically consumes less than 5 mW when disabled.

Optional features allow users to implement various selectable operating conditions, including input range, data format select, and output data test patterns.

The AD9467 is available in a Pb-free, 72-lead, LFCSP specified over the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  industrial temperature range.

# SPECIFICATIONS

AVDD1 = 1.8 V, AVDD2 = 3.3 V, AVDD3 = 1.8 V, DRVDD = 1.8 V, specified maximum sampling rate, 2.5 V p-p differential input, 1.25 V internal reference, AIN = -1.0 dBFS, DCS on, default SPI settings, unless otherwise noted.

**Table 1.**

Parameter <sup>1</sup>	Temp	Min	Typ	Max	Unit
RESOLUTION		16			Bits
ACCURACY			Guaranteed		
No Missing Codes	Full				
Offset Error	Full	-200	0	+200	LSB
Gain Error	Full	-3.9	-0.1	+2.6	%FSR
Differential Nonlinearity (DNL) <sup>2</sup>	Full	-0.9	±0.5	+1.5	LSB
Integral Nonlinearity (INL) <sup>2</sup>	Full	-12	±3.5	+12	LSB
TEMPERATURE DRIFT					
Offset Error	Full		±0.023		%FSR/°C
Gain Error	Full		±0.036		%FSR/°C
ANALOG INPUTS					
Differential Input Voltage Range (Internal VREF = 1 V to 1.25 V)	Full	2	2.5	2.5	V p-p
Common-Mode Voltage	25°C		2.15		V
Differential Input Resistance	25°C		530		Ω
Differential Input Capacitance	25°C		3.5		pF
Full Power Bandwidth	25°C		900		MHz
XVREF INPUT					
Input Voltage	Full	1		1.25	V
Input Capacitance	Full		3		pF
POWER SUPPLY					
AVDD1	Full	1.75	1.8	1.85	V
AVDD2	Full	3.0	3.3	3.6	V
AVDD3	Full	1.7	1.8	1.9	V
DRVDD	Full	1.7	1.8	1.9	V
I <sub>AVDD1</sub>	Full		567	620	mA
I <sub>AVDD2</sub>	Full		55	61	mA
I <sub>AVDD3</sub>	Full		31	35	mA
I <sub>DRVDD</sub>	Full		40	43	mA
Total Power Dissipation (Including Output Drivers)	Full		1.33	1.5	W
Power-Down Dissipation	Full		4.4	90	mW

<sup>1</sup> See the [AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation](#), for a complete set of definitions and how these tests were completed.

<sup>2</sup> Measured with a low input frequency, full-scale sine wave, with approximately 5 pF loading on each output bit.



## AC SPECIFICATIONS

AVDD1 = 1.8 V, AVDD2 = 3.3 V, AVDD3 = 1.8 V, DRVDD = 1.8 V, specified maximum sampling rate, 2.5 V p-p differential input, 1.25 V internal reference, AIN = -1.0 dBFS, DCS on, default SPI settings, unless otherwise noted.

Table 2.

Parameter <sup>1</sup>	Temp	Min	Typ	Max	Unit
ANALOG INPUT FULL SCALE		2.5	2/2.5		V p-p
SIGNAL-TO-NOISE RATIO (SNR)					
$f_{IN} = 5$ MHz	25°C		74.7/76.4		dBFS
$f_{IN} = 97$ MHz	25°C		74.5/76.1		dBFS
$f_{IN} = 140$ MHz	25°C		74.4/76.0		dBFS
$f_{IN} = 170$ MHz	25°C	73.7	74.3/75.8		dBFS
	Full	71.5			dBFS
$f_{IN} = 210$ MHz	25°C		74.0/75.5		dBFS
$f_{IN} = 300$ MHz	25°C		73.3/74.6		dBFS
SIGNAL-TO-NOISE AND DISTORTION RATIO (SINAD)					
$f_{IN} = 5$ MHz	25°C		74.6/76.3		dBFS
$f_{IN} = 97$ MHz	25°C		74.4/76.0		dBFS
$f_{IN} = 140$ MHz	25°C		74.4/76.0		dBFS
$f_{IN} = 170$ MHz	25°C	72.4	74.2/75.8		dBFS
	Full	71.0			dBFS
$f_{IN} = 210$ MHz	25°C		73.9/75.4		dBFS
$f_{IN} = 300$ MHz	25°C		73.1/74.4		dBFS
EFFECTIVE NUMBER OF BITS (ENOB)					
$f_{IN} = 5$ MHz	25°C		12.1/12.4		Bits
$f_{IN} = 97$ MHz	25°C		12.1/12.3		Bits
$f_{IN} = 140$ MHz	25°C		12.1/12.3		Bits
$f_{IN} = 170$ MHz	25°C		12.0/12.3		Bits
	Full	11.5			Bits
$f_{IN} = 210$ MHz	25°C		12.0/12.2		Bits
$f_{IN} = 300$ MHz	25°C		11.9/12.1		Bits
SPURIOUS-FREE DYNAMIC RANGE (SFDR) (INCLUDING SECOND AND THIRD HARMONIC DISTORTION)					
$f_{IN} = 5$ MHz	25°C		98/97		dBFS
$f_{IN} = 97$ MHz	25°C		95/93		dBFS
$f_{IN} = 140$ MHz	25°C		94/95		dBFS
$f_{IN} = 170$ MHz	25°C	82	93/92		dBFS
	Full	82			dBFS
$f_{IN} = 210$ MHz	25°C		93/92		dBFS
$f_{IN} = 300$ MHz	25°C		93/90		dBFS
SFDR (INCLUDING SECOND AND THIRD HARMONIC DISTORTION)					
$f_{IN} = 5$ MHz at -2 dB Full Scale	25°C		100/100		dBFS
$f_{IN} = 97$ MHz at -2 dB Full Scale	25°C		97/97		dBFS
$f_{IN} = 140$ MHz at -2 dB Full Scale	25°C		100/95		dBFS
$f_{IN} = 170$ MHz at -2 dB Full Scale	25°C		100/100		dBFS
$f_{IN} = 210$ MHz at -2 dB Full Scale	25°C		93/93		dBFS
$f_{IN} = 300$ MHz at -2 dB Full Scale	25°C		90/90		dBFS
WORST OTHER (EXCLUDING SECOND AND THIRD HARMONIC DISTORTION)					
$f_{IN} = 5$ MHz	25°C		98/97		dBFS
$f_{IN} = 97$ MHz	25°C		97/93		dBFS
$f_{IN} = 140$ MHz	25°C		97/95		dBFS
$f_{IN} = 170$ MHz	25°C	88	97/93		dBFS
	Full	82			dBFS
$f_{IN} = 210$ MHz	25°C		97/95		dBFS
$f_{IN} = 300$ MHz	25°C		97/95		dBFS

## SWITCHING SPECIFICATIONS

AVDD1 = 1.8 V, AVDD2 = 3.3 V, AVDD3 = 1.8 V, DRVDD = 1.8 V, specified maximum sampling rate, 2.5 V p-p differential input, 1.25 V internal reference, AIN = -1.0 dBFS, DCS on, default SPI settings, unless otherwise noted.

**Table 4.**

Parameter <sup>1</sup>	Temp	Min	Typ	Max	Unit
<b>CLOCK<sup>2</sup></b>					
Clock Rate	Full	50		250	MSPS
Clock Pulse Width High (t <sub>CH</sub> )	Full		2		ns
Clock Pulse Width Low (t <sub>CL</sub> )	Full		2		ns
<b>OUTPUT PARAMETERS<sup>2, 3</sup></b>					
Propagation Delay (t <sub>PD</sub> )	25°C		3		ns
Rise Time (t <sub>r</sub> ) (20% to 80%)	25°C		200		ps
Fall Time (t <sub>f</sub> ) (20% to 80%)	25°C		200		ps
DCO Propagation Delay (t <sub>CPD</sub> )	25°C		3		ns
DCO to Data Delay (t <sub>SKEW</sub> )	Full	-200		+200	ps
Wake-Up Time (Power-Down)	Full		100		ms
Pipeline Latency	Full		16		Clock cycles
<b>APERTURE</b>					
Aperture Delay (t <sub>A</sub> )	25°C		1.2		ns
Aperture Uncertainty (Jitter)	25°C		60		fs rms
Out-of-Range Recovery Time	25°C		1		Clock cycles

<sup>1</sup> See the [AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation](#), for a complete set of definitions and how these tests were completed.

<sup>2</sup> Can be adjusted via the SPI interface.

<sup>3</sup> Measurements were made using a part soldered to FR-4 material.

Designers must understand performance requirements !

Users must be aware of the “quirks” inherent in data converters !



# Performance Characterization of Data Converters

- Static characteristics
  - Resolution
  - Least Significant Bit (LSB)
  - Offset and Gain Errors
  - Absolute Accuracy
  - Relative Accuracy
  - Integral Nonlinearity (INL)
  - Differential Nonlinearity (DNL)
  - Monotonicity (DAC)
  - Missing Codes (ADC)
  - Low-f Spurious Free Dynamic Range (SFDR)
  - Low-f Total Harmonic Distortion (THD)
  - Effective Number of Bits (ENOB)
  - Power Dissipation

# Performance Characterization of Data Converters

- Dynamic characteristics
  - Conversion Time or Conversion Rate (ADC)
  - Settling time or Clock Rate (DAC)
  - Sampling Time Uncertainty (aperture uncertainty or aperture jitter)
  - Dynamic Range
  - Spurious Free Dynamic Range (SFDR)
  - Total Harmonic Distortion (THD)
  - Signal to Noise Ratio (SNR)
  - Signal to Noise and Distortion Ratio (SNDR)
  - Sparkle Characteristics
  - Effective Number of Bits (ENOB)

# Dynamic characteristics

- Degradation of dynamic performance parameters often due to nonideal effects in time-domain performance
- Dynamic characteristics of high resolution data converters often challenging to measure, to simulate, to understand source of contributions, and to minimize

Example: An n-bit ADC would often require SFDR at the 6n+6 bit level or better. Thus, considering a 14-bit ADC, the SFDR would be expected to be at the -90dB level or better. If the input to the ADC is a 1V p-p sinusoidal waveform, the second harmonic term would need to be at the  $10^{(-90\text{dB}/20\text{dB})} = 32\mu\text{V}$  level. A 32uV level is about 1part in 30,000. Signals at this level are difficult to accurately simulate in the presence of a 1V level signal. For example, convergence parameters in simulators and sample (strobe) points used in data acquisition adversely affect simulation results and observing the time domain waveforms that contribute to nonlinearity at this level and relationships between these waveforms and the sources of nonlinearity is often difficult to visualize. Simulation errors that are at the 20dB level or worse can occur if the simulation environment is not correctly established.


# Performance Characterization of Data Converters

What is meant by “low frequency” ?

Operation at frequencies so low that further decreases in frequency cause no further changes in a parameter of interest

Low frequency operation is often termed Pseudo-static operation

# Low-frequency or Pseudo-Static Performance





# Performance Characterization of Data Converters

- Static characteristics

- Resolution
- Least Significant Bit (LSB)
- Offset and Gain Errors
  - Absolute Accuracy
  - Relative Accuracy
- Integral Nonlinearity (INL)
  - Differential Nonlinearity (DNL)
  - Monotonicity (DAC)
  - Missing Codes (ADC)
  - Low-f Spurious Free Dynamic Range (SFDR)
  - Low-f Total Harmonic Distortion (THD)
  - Effective Number of Bits (ENOB)
  - Power Dissipation

# Performance Characterization

## Resolution

- Number of distinct analog levels in a DAC
- Number of digital output codes in ADC
- In most cases this is a power of 2
- If a converter can resolve  $2^n$  levels, then we term it an n-bit converter
  - $2^n$  analog outputs for an n-bit DAC
  - $2^n-1$  transition points for an n-bit ADC
- Resolution is often determined by architecture and thus not measured
- Effective resolution can be defined and measured
  - If  $N_x$  levels can be resolved for an DAC then

$$n_{EQ} = \frac{\log N_x}{\log 2}$$

- If  $N_x-1$  transition points in an ADC, then

$$n_{EQ} = \frac{\log N_x}{\log 2}$$

# Performance Characterization

## Least Significant Bit

Assume  $N = 2^n$

Generally Defined by Manufacturer to be

$$x_{\text{LSB}} = x_{\text{REF}}/N$$

## Effective Value of LSB can be Measured

For DAC:  $x_{\text{LSB}}$  is equal to the maximum increment in the output for a single bit change in the Boolean input


For ADC:  $x_{\text{LSB}}$  is equal to the maximum distance between two adjacent transition points

# Performance Characterization

**Offset** For DAC the offset is (assuming 0 is ideal value of  $x_{OUT}(<0, \dots, 0>)$ )

$x_{OUT} (<0, \dots, 0>)$  - absolute


$\frac{x_{OUT} (\langle 0, \dots, 0 \rangle)}{x_{LSB}}$  - in LSB



(If ideal value of  $x_{OUT}(<0, \dots, 0>) \neq 0$ , offset is shift from ideal value at  $<0, \dots, 0>$ )

# Performance Characterization


## Offset (for DAC)



- Offset strongly (totally) dependent upon performance at a single point
- Probably more useful to define relative to a fit of the data

# Performance Characterization

## Offset (for DAC)



Though usually more useful, not standard (more challenging to test)



Stay Safe and Stay Healthy !

End of Lecture 25